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Abstract 
In high-power applications to meet high-efficiency and green standards. Some power-supply 
designers have found it easier to use a D/DC, full-bridge converter. This is because this kind of converter 
can obtain zero-voltage switching on the primary side of the converter reducing switching losses, and 
EMI and increasing overall efficiency. 
The purpose of this paper is the design of a switch mode power supply for industrial applications 
(vehicle battery charger, power supply for a helicopter…,). 
This Full Bridge DC/DC converter controlled by an analog control. This shows several 
advantages as simple implementation, compactness with satisfactory performance. The simulation 
results obtained are compared with a Full Bridge Converter controlled by UCC28950 which is a digital 
Texas Instruments component. The designed power supply operates with an efficiency of more 
than 90%. 
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1 Introduction 
 
In the field of power electronics, the choice of DC/DC converters depends the load specification of 
the desired application. Such as conventional DC/DC converters (Boost, Buck,...) are easy to implement, 
they require only one PWM signal to control the power switch. While, this type of converters are 
intended for limited current and voltage applications. Second, they suffer from a low-yield problem [1-
4] because of the use of hard-switching controls, resulting in very significant output power loss 
during the switching of the transistor [1-4]. To address this problem, there are several structures of 
alternative power DC/DC converters for power applications [5,12]. In this context a new high power 
full bridge DC/DC converter is studied, with its analog controller. This proposed structure allows soft 
switching of the used transistors and as a result the overall efficiency is improved. The simulation results 
obtained are compared with those of converter controlled by a digital controller designed and produced 
by Texas Instruments. 
 
2 Structure and operation of a Full Bridge DC/DC converter controlled by an analog  
circuit 
 
Figure 1 represents the synoptic diagram of the Full Bridge DC/DC converter, Figure 2, represents a full 
bridge phase DC/DC converter with its analog controller TA, TB, TC, and TD transistors form the 
complete bridge on the primary side of the T2 transformer, they switch with an appropriate cyclic ratio 
. TE, and TF represent the transistors on the secondary side of the T2 transformer. While LOut and VOut 
form the output filter. The Tr inductance is designed to assist the T2 transformer leakage inductance 
when operating in resonance with the internal capacity of the MOSFET and facilitates zero voltage 
switching (ZVT). 
 
Figure1 Full bridge DC/DC 
 
 
Figure 2. Control scheme of DC/DC converter 
 
The analog control, it is based on the acquisition of the current generated by the input generator and 
the output voltage in order to generate 6 PWM synchronized signals to ensure the switching of the 4 
Transistors (TA, TB, TC, TD) on the primary side of the transformer and those on the secondary side 
(TE, TF). As it is shown in the next figure A PI corrector is used  
 
Figure 3 PI Corrector 
 
The Acquisition of the current was carried out on the basis of the circuit shown in Figure 4, the  
transformer used for this application has a transformation ratio (m) of 100. 
 
 
Figure 4 : current acquisition 
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The PWM signal is obtained by the following circuit  : 
 
 
 
The PWM signal obtained above is connected with a flip flop JK toggle. The Q output of this toggle 
will only change the state if the PWM signal connected to its CLK input is in the rising front. The signal 
Q and Q ̅ at the output of the JK are two PWM signals (QC and QD) that will control a leg of the DC/DC 
converter Full Bridge. Then, a delay of 360ns is applied to the front amount of two signals Q and Q ̅, 
which ensures a switching to zero voltage (soft switching), avoiding the switching losses. The simulation 
results are shown in Figure 6, by connecting the PWM signal obtained to a JK flip flop, we obtain the 
signal from Figure 7 in green. One notices the JK has a rising edge behavior, for its state changes. The 
outputs Q and Q-, at the output of the JK flip flop, are shifted at each front up to 60ns. (Fig 6 F & G). 
 
 
Fig.5. PWM signals connected to transistors TC et TD.  
                    
 
 
Fig 6, represents the complete circuit of the switching mode power supply, implanted in the Pspice 
simulator. We represent in the following the different simulation results obtained. 
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Fig. 6. Signals generated by the circuit in 
Figure 5: E: PWM signal connected to the flip flop 
JK input (pink) and the one at its output (green); 
F: PWM signal QC (in red) of the JK flip flop (in 
green); G: QD PWM signal (in red). the output (Q) ̅ 
of the JK flip flop (in green). 
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Fig.6. Complete circuit of the Supply switch mode  
 
4. Performance comparison of the designed control and the UCC28950 controller 
 
In order to show the performance of the analog control designed during this work, we 
 compared the different signals of the Full Bridge converter , controlled by the designed  
control and the UCC28950 controller. The different results obtained are shown in Figure 7.It  
is to note that the results of the system controlled by the analog control designed are shown in 
Figure 7 on the left and those of system controlled by UCC28950 [11] are shown on the Same 
figure on the right. Based on the results obtained,  
The comparison of the OUTA PWM signal generated by the two controls shows that they  
have the same cyclic ratio of 0.47, the same frequency of 100 kHz. 
 
 
 
                                                           Fig.7.  OUT A PWM signals, 
                                            
Fig.8.  Output transformer current generated  
 
The electrical quantities at the output (voltage, current) generated by the analog control designed (Figure 
9 A) are identical with those generated by the UCC28950 (Figure 9 B). 
The analog control designed in this work has a satisfactory performance, its  
efficiency is higher than 90% (figure 9C). It is identical to that generated by the UCC28950 controller 
(figure 9D).  
So, the analog control designed during this work generates well-synchronized PWM signals, which 
ensures smooth transistors switching of the DC/DC converter. In order to clearly show these advantages, 
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we have shown in Figure 9 and F, the power losses and the junction temperature of the four transistors, 
of the Full Bridge DC/DC converter, during the transistor switching. It appears that, the power losses in 
each transistor is low, they do not exceed 0.5 W. Then the junction 
temperature   of each transistor is about 50 °C. The results obtained clearly show the advantage of the 
control designed during this work. 
                           
                                          
                                 
                           
Fig. 9. Electrical quantities at the output of the DC/DC converter generated by the two controls: 
                                   A (B): Voltage and current generated by analog control (UCC28950) 
C (D): Overall output of the inverter controlled by the analog control (UCC28950) 
                                E and F: dissipated loss in the TA transistor, of the DC/DC converter controlled by the analog control,and 
its junction temperature. 
 
5 Conclusion 
 
In this paper, we have developed a power supply with a high current. It allows to generate a voltage of 
12V current, a current of 50A, a power of 600W. It operates at a switching frequency of 100 kHz. 
This power supply is represented by a Full Bridge DC/DC converter controlled by an analog  
Control. Pspice provides an effective environment for modeling and simulation of this proposed 
DC/DC converters. The simulation results show the reasonability and validity of the control design. 
 As conclusion analog controller model gives very good dynamic respond compare with commercial 
digital controller model. It achieves our goal; it gives the same results as the commercial controller. 
Other advantages include smaller size and lighter weight (from the elimination of low frequency 
transformers which have a high weight) and lower heat generation due to higher efficiency.  
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